Information Processing Apparatus And Load Control Method by Kanemasa, Yasuhiko et al.
c12) United States Patent 
Kanemasa et al. 
(54) INFORMATION PROCESSING APPARATUS 
AND LOAD CONTROL METHOD 
(71) Applicants:FUJITSU LIMITED, Kawasaki-shi, 
Kanagawa (JP); The Georgia Tech 
Research Corporation, Atlanta, GA 
(US) 
(72) Inventors: Yasuhiko Kanemasa, Kawasaki (JP); 
Qingyang Wang, Atlanta, GA (US); 
Calton Pu, Atlanta, GA (US) 
(73) Assignees: FUJITSU LIMITED, Kawasaki (JP); 
THE GEORGIA TECH RESEARCH 
CORPORATION, Atlanta, GA (US) 
( *) Notice: Subject to any disclaimer, the term ofthis 
patent is extended or adjusted under 35 
U.S.C. 154(b) by 195 days. 
(21) Appl. No.: 14/062,260 
(22) 
(65) 
(51) 
(52) 
(58) 
(56) 
Filed: Oct. 24, 2013 
Prior Publication Data 
US 2015/0121103 Al Apr. 30, 2015 
Int. Cl. 
G06F 1132 (2006.01) 
U.S. Cl. 
CPC ............. G06F 11324 (2013.01); G06F 113206 
(2013.01); G06F 113228 (2013.01); Y02B 
601142 (2013.01); Y02B 601167 (2013.01) 
Field of Classification Search 
CPC ..... G06F 1/324; G06F 1/3203; G06F 1/3206 
See application file for complete search history. 
References Cited 
U.S. PATENT DOCUMENTS 
6,076,171 A * 612000 Kawata ......................... 713/501 
8,572,421 B2 * 10/2013 de Cesare et al. ............ 713/323 
8,839,006 B2 * 9/2014 Li ......................... G06F 1/3228 
327/544 
I lllll llllllll Ill lllll lllll lllll lllll lllll 111111111111111111111111111111111 
US009436265B2 
(IO) Patent No.: 
(45) Date of Patent: 
US 9,436,265 B2 
Sep.6,2016 
2004/0123297 Al* 6/2004 Flautner ................ G06F 1/3203 
718/102 
2005/0262365 Al* 11/2005 Lint et al. ..................... 713/300 
2006/0294400 Al * 12/2006 Diefenbaugh .......... G06F 1/206 
713/300 
2007/0049133 Al* 3/2007 Conroy ..................... G06F 1/26 
439/894 
2008/0162965 Al* 712008 Marinas .................... G06F 1/32 
713/320 
2009/0307 509 Al * 12/2009 Jenne .................... G06F 1/3203 
713/322 
2011/0107115 Al* 5/2011 Verdun ......................... 713/300 
2011/0314312 Al* 12/2011 Naffziger et al. ............. 713/323 
JP 
JP 
JP 
JP 
(Continued) 
FOREIGN PATENT DOCUMENTS 
2002-182776 
2004-29983 
2005-285093 
2006-524374 
612002 
1/2004 
10/2005 
10/2006 
(Continued) 
OTHER PUBLICATIONS 
Brown, Len, Robert Moore, et al. "ACPI in Linux Architecture, 
Advances, and Challenges." Proceedings of the Linux Symposium 
1 (2005): 59-76. Web. Jun. 16, 2015. <https://www.kernel.org/doc/ 
ols/2005/ols2005v l-pages-59-76.pdf>. * 
(Continued) 
Primary Examiner - Jaweed A Abbaszadeh 
Assistant Examiner - Brian J Corcoran 
(74) Attorney, Agent, or Firm - Staas & Halsey LLP 
(57) ABSTRACT 
An information processing apparatus includes a processor 
that is capable of switching a performance level to one of a 
plurality of performance levels with different power con-
sumption, and a storage unit that stores a program for 
controlling the performance level of the processor. The 
processor executing the program detects the periodicity of 
load variation of the information processing apparatus, and 
changes, according to the periodicity of the load variation, a 
determination interval for determining whether to switch the 
performance level of the processor. 
6 Claims, 13 Drawing Sheets 
US 9,436,265 B2 
Page 2 
(56) References Cited 
U.S. PATENT DOCUMENTS 
2012/0144217 Al* 6/2012 Sistla et al. ................... 713/320 
2013/0311755 Al* 11/2013 Henry ..................... G06F 1/329 
712/226 
2014/0033207 Al* 1/2014 Sharma ......................... 718/100 
JP 
WO 
WO 
FOREIGN PATENT DOCUMENTS 
2009-110509 
WO 2004-102363 
WO 2010-038459 Al 
512009 
1112004 
4/2010 
OTHER PUBLICATIONS 
Patent Abstracts of Japan, Publication No. 2002-182776, Published 
Jun. 26, 2002. 
Patent Abstracts of Japan, Publication No. 2005-285093, Published 
Oct. 13, 2005. 
Patent Abstracts of Japan, Publication No. 2004-29983, Published 
Jan. 29, 2004. 
Patent Abstracts of Japan, Publication No. 2009-110509, Published 
May 21, 2009. 
* cited by examiner 
U.S. Patent Sep.6,2016 Sheet 1 of 13 US 9,436,265 B2 
INFORMATION PROCESSING APPARATUS 10 
LOAD 
< > 
LOAD PERIOD F 
TIME 
PERFORMANCE 
LEVELL 
~ 
DETERMINATION 
INTERVAL T 
FIG. 1 
TIME 
U.S. Patent Sep.6,2016 
CLIENT WEB SERVER 
FIG. 2 
Sheet 2 of 13 
APPLICATION 
SERVER 
US 9 ,436,265 B2 
DATABASE 
SERVER 
20 
NETWORK 
U.S. Patent Sep.6,2016 Sheet 3 of 13 US 9,436,265 B2 
WEB SERVER 100 
101 
CPU 109 
CORE BUS 
105 31 
DVFS VIDEO SIGNAL 
CIRCUIT PROCESSING 
UNIT 
106 DISPLAY 
102 32 INPUT SIGNAL 
RAM PROCESSING 
UNIT 
INPUT DEVICE 
103 107 33 
ROM MEDIA <:---
--@r READER 
RECORDING 
MEDIUM 
104 108 20 
COMMUN!-
HOD CATION 
INTERFACE 
FIG. 3 
U.S. Patent Sep.6,2016 Sheet 4 of 13 US 9 ,436,265 B2 
P-STATE CLOCK FREQUENCY 
PO 2261 MHz 
P1 2128 MHz 
P2 1995 MHz 
P3 1862 MHz 
P4 1729 MHz 
P5 1596 MHz 
P6 1463 MHz 
P7 1330 MHz 
PB 1197 MHz 
FIG. 4 
APPLICATION 
SERVER 
(1) 
I I 
CPU 
LOW CLOCK ¢ 
(2) 
CPU 
LOW CLOCK 
MISMATCH 
(3) (4) 
¢ CPU HIGH CLOCK ¢1 CPU HIGH CLOCK 
MISMATCH 
FIG. 5 
(5) 
¢ CPU LOW CLOCK 
e 
• 00 
• 
~ 
~ 
~ 
~ 
= ~ 
1J1 
('D 
'? 
~~ 
N 
0 
.... 
~ 
1J1 
=-('D 
('D 
..... 
Ul 
0 
..... 
.... 
(.H 
d 
rJl 
\C 
~ 
w 
0--, 
'N 
0--, 
tit 
= N 
FIG. 6 
APPLICATION 
SERVER 
DATABASE 
SERVER 
( 1 ) 
I 
I 
CPU 
HIGH CLOCK 
I I 
I I 
I I 
¢ 
(2) 
I I 
CPU 
LOW CLOCK 
I I 
I I 
¢ 
CPU I r----1' I CPU I r----1' 
HIGH CLOCK ~ HIGH CLOCK ~
MISMATCH 
(3) 
CPU 
LOW CLOCK 
MISMATCH 
I I 
I I 
CPU 
LOW CLOCK 
¢ 
¢ 
(4) 
CPU 
HIGH CLOCK 
CPU 
LOW CLOCK 
MISMATCH 
¢ 
¢ 
(5) 
I I 
CPU 
HIGH CLOCK 
MISMATCH 
CPU 
HIGH CLOCK 
e 
• 00 
• 
~ 
~ 
~ 
~ 
= ~ 
1J1 
('D 
'? 
~~ 
N 
0 
.... 
~ 
1J1 
=-('D 
('D 
..... 
~ 
0 
..... 
.... 
(.H 
d 
rJl 
\C 
~ 
w 
0--, 
'N 
0--, 
tit 
= N 
U.S. Patent Sep.6,2016 Sheet 7of13 US 9,436,265 B2 
WEB SERVER 
--------------------------------------------------------! 
APPLICATION SOFTWARE 1 
.....---------. 124 
INTERVAL 
CALCULATION 
UNIT 
132 131 
REQUEST 
PROCESSING REQUEST 
UNIT QUEUE 
CONTROL 
INFORMATION 
STORAGE UNIT 
122 ~---'---~ 123 
HISTORY 
STORAGE 
UNIT 
P-STATE 
DETERMINATION i------. 
UNIT 
OS 
------· 
:--------------------------111----- -----12------ ------: 
', BIOS '-.. I 
-- CPU P-STATE I 
: MONITOR INSTRUCTION : 
I UNIT 
I 
I I L-------------------------------------------------------1 
FIG. 7 
100 
U.S. Patent Sep.6,2016 Sheet 8of13 US 9,436,265 B2 
HISTORY TABLE 125 
_) 
TIME P-STATE 
2013-04-01 12:00:01.500 PO 
2013-04-01 12:00:02.500 PB 
2013-04-01 12:00:03.000 P4 
2013-04-01 12:00:03.500 PO 
2013-04-01 12:00:05.000 PB 
. . 
. . 
. . 
FIG. 8 
U.S. Patent 
PO 
PO 
0 4 
Sep.6,2016 Sheet 9 of 13 
12 
WITH PERIODICITY 
FIG. 9A 
8 12 
85 
WITH NO PERIODICITY 
FIG. 98 
I 
I 
r1 : 
' ! 
' I I 
' ' i~ 
~ ! 
! 1 
I t 
• 
16 
16 
US 9 ,436,265 B2 
20 
SECONDS 
20 
SECONDS 
U.S. Patent Sep.6,2016 Sheet 10 of 13 US 9,436,265 B2 
INTERVAL 
ADJUSTMENT 
S10 
EXTRACT CHANGE LOGS WITH PO 
HAS CHANGE LOG 
BEEN ADDED? 
S11 
S12 
CALCULATE ARITHMETIC 
AVERAGE AA OF TIME PERIODS 
BETWEEN P-STATES OF PO 
S13 
NO 
CALCULATE VARIATION 
COEFFICIENT CV OF TIME PERIODS 
BETWEEN P-STATES OF PO 
S14 
VARIATION COEFFICIENT CV 
<THRESHOLD TH? 
S15 
AA/n > 
NO 
YES 
>---
YES 
UPPER LIMIT VALUE Tupper? >---
NO S19 
INTERVAL T=AA/n 
S20 
NO 
DIFFERENT INTERVAL T? 
S21 
UPDATE CONTROL INFORMATION 
END 
S16 
INTERVAL T = LOWER LIMIT 
VALUE Tiower 
S18 
INTERVAL T = UPPER LIMIT 
VALUE Tupper 
FIG. 10 
U.S. Patent 
MILLISECONDS 
500 
400 ~ 
300" 
200. 
100 . 
0 4 
PO 
P4 
PB 
0 4 
Sep.6,2016 Sheet 11 of 13 
. 
~ 
8 12 
P-STATE CONTROL INTERVAL 
FIG. 11A 
8 12 
P-STATE 
FIG. 11 B 
16 
16 
US 9 ,436,265 B2 
. 
. 
• 
. 
20 
SECONDS 
20 
SECONDS 
COUNT 
..,_ ______ ._ __ ....___,J...._ __ _....._. ......... _,___.-..11. __ _._ __ _.sECONDS 
400 
300 
200 
100 
0 
QUEUE LENGTH _,,. 
4 8 12 16 
QUEUE LENGTH AND RESPONSE TIME 
FIG. 11 C 
0.4 
0.3 
0.2 
0.1 
20 
SECONDS 
U.S. Patent 
MILLISECONDS 
500 
400 
300 
200 
100 
PO 
P4 
PS 
0 
0 
Sep.6,2016 Sheet 12 of 13 
4 8 12 
P-STATE CONTROL INTERVAL 
FIG. 12A 
' I 
r 
• 
4 8 12 
P-STATE 
FIG. 128 
16 
16 
US 9 ,436,265 B2 
20 
SECONDS 
20 
SECONDS 
COUNT 
..., ______ ;i.._....__,_....-1....._.......,_,_.....,,.__,, ....... .......,.-L.--....--....~SECONDS 
QUEUE LENGTH - RESPONSE TIMEmutu"'"' 0.4 
400 
300 
200 
100 
QUEUE LENGTH AND RESPONSE TIME 
FIG. 12C 
U.S. Patent Sep.6,2016 
INTERVAL 
ADJUSTMENT 
SlO 
EXTRACT CHANGE LOGS WITH PO 
HAS CHANGE LOG 
BEEN ADDED? 
Sl 1 
S12 
NO 
CALCULATE VARIATION 
COEFFICIENT CV OF TIME PERIODS 
BETWEEN P-STATES OF PO 
S14a 
NO VARIATION COEFFICIENT CV 
< THRESHOLD TH? 
YES 
S15 
AA/n < YES 
LOWER LIMIT VALUE T1ower? 
NO 
S17 
AA/n > YES 
UPPER LIMIT VALUE Tupper? 
NO S19 
INTERVAL T=AA/n 
S20 
NO 
DIFFERENT INTERVAL T? 
S21 
UPDATE CONTROL INFORMATION 
END 
Sheet 13 of 13 US 9,436,265 B2 
S14b 
YES 
S16 
INTERVAL T= 
LOWER LIMIT VALUE T1ower 
S18 
INTERVAL T= 
UPPER LIMIT VALUE Tupper 
FIG. 13 
US 9,436,265 B2 
1 
INFORMATION PROCESSING APPARATUS 
AND LOAD CONTROL METHOD 
FIELD 
The embodiments discussed herein relate to an informa-
tion processing apparatus and a load control method. 
BACKGROUND 
2 
By the way, load (for example, the amount of requests 
received per unit time from other computers) on a computer 
is often inconstant and may vary with periodicity. In this 
case, a mismatch between the load and the performance 
level of a processor may occur and continue depending on 
a period of load variation, and therefore efficiency of pro-
cessor utilization is reduced. 
In recent years, with an improvement in the throughput of 
computers, there arises a problem of an increase in the 
power consumption of processors installed in the computers. 
One of techniques for reducing the power consumption of 
processors is Dynamic Voltage and Frequency Scaling 
(DVFS). A processor using the DVFS technique operates at 
a plurality of performance levels with different clock fre-
quencies and/or different voltages. The performance level 
may be called P-state. As a clock frequency or voltage is 
lowered (i.e., a performance level is decreased), the power 
consumption of a processor will be reduced. Therefore, 
dynamically decreasing a performance level results in reduc-
ing wasteful power consumption of a processor. However, 
when a processor operates at a low performance level, the 
processing speed thereof slows down accordingly. 
For example, assume that load on a computer rapidly rises 
when a processor operates at a low performance level. In this 
10 
case, the performance level remains low until it is deter-
mined next time whether to switch the performance level. As 
a result, the number of pending requests increases, which 
causes long response delays. After determining whether to 
15 switch the performance level, the performance level of the 
processor is increased and the number of pending requests 
decreases. Then, even if the load on the computer rapidly 
falls, the performance level remains high until it is deter-
mined next time whether to switch the performance level. As 
20 a result, the processor consumes power wastefully in view of 
the load. 
Such a mismatch between the load and the performance 
level of a processor continues if the period of load variation 
is equal to or approximate to an interval for determining 
25 whether to switch the performance level. More specifically, 
a state where the load rises but the performance level of the 
processor remains low and a state where the load falls but 
the performance level of the processor remains high appear 
Some types of system software such as Basic Input/ 
Output System (BIOS), Operating System (OS), etc. are 
capable of switching the performance level of a processor 
according to processor utilization. For example, when the 
processor utilization goes down, such system software 30 
decreases the performance level of the processor, thereby 
reducing power consumption. When the processor utiliza-
tion goes up, on the other hand, the system software 
increases the performance level and waits for the processor 
utilization to go down. 
alternately and repeatedly. That is to say, the DVFS, which 
is a technique for power saving of a processor, may cause a 
problem of a reduction in the efficiency of processor utili-
zation. On the other hand, if a fixed short interval is used for 
determining whether to switch the performance level, an 
overhead for controlling the performance level increases and 
35 the power saving effect of the DVFS is reduced. 
In many cases, it is determined at predetermined regular 
intervals whether to switch the performance level of a 
processor. For example, the system software confirms pro-
cessor utilization at the predetermined regular intervals, and 
determines according to the confirmed processor utilization 40 
whether to switch the performance level. In connection with 
this, there is proposed a semiconductor apparatus that 
changes the frequency of determining whether to switch a 
performance level so as not to switch the performance level 
too frequently. This semiconductor apparatus counts how 45 
many times a clock frequency and voltage were changed in 
the past, and decreases the frequency of making the deter-
mination if the count is high and, on the other hand, 
increases the frequency of making the determination if the 
count is low. 50 
Further, there is also proposed a power management 
method in which an OS monitors processor information and 
selects the run state of a processor from among a plurality of 
run states having different performance levels, according to 
the processor information. In this power management 55 
method, the OS predicts future processor information based 
on sampled past processor information, and selects the run 
state of the processor based on an average of the past and 
future processor information. Still further, there is proposed 
a system for selecting a target P-state based on a percentage 60 
of time a processor is busy. This system periodically reduces 
the selection of the target P-state while the processor is 
100% busy. 
Please refer to Japanese Laid-open Patent Publication No. 
2004-29983, International Publication Pamphlet No. WO 65 
2004/102363, and Japanese Laid-open Patent Publication 
No. 2009-110509. 
SUMMARY 
According to one aspect, there is provided an information 
processing apparatus that includes: a processor configured to 
be capable of switching a performance level to one of a 
plurality of performance levels with different power con-
sumption; and a storage unit configured to store a program 
for controlling the performance level of the processor. The 
processor executing the program detects periodicity of load 
variation of the information processing apparatus, and 
changes, according to the periodicity of the load variation, a 
determination interval for determining whether to switch the 
performance level of the processor. 
The object and advantages of the invention will be 
realized and attained by means of the elements and combi-
nations particularly pointed out in the claims. 
It is to be understood that both the foregoing general 
description and the following detailed description are exem-
plary and explanatory and are not restrictive of the inven-
tion. 
BRIEF DESCRIPTION OF DRAWINGS 
FIG. 1 illustrates an information processing apparatus 
according to a first embodiment; 
FIG. 2 illustrates an information processing system 
according to a second embodiment; 
FIG. 3 is a block diagram illustrating an exemplary 
hardware configuration of a Web server; 
FIG. 4 illustrates an exemplary correspondence between 
P-states and clock frequencies; 
US 9,436,265 B2 
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FIG. 5 illustrates examples of a mismatch between input 
load and clock frequency; 
FIG. 6 illustrates an exemplary propagation of a mismatch 
between input load and clock frequency; 
FIG. 7 is a block diagram illustrating exemplary functions 
of a Web server; 
FIG. 8 illustrates an example of a history table; 
FIGS. 9A and 9B illustrate an example of the periodicity 
of input load; 
4 
performance level L of the processor 11 according to the 
detected periodicity of the load variation. For example, at 
every determination interval T, the processor 11 confirms the 
utilization of the processor 11 and determines whether to 
switch the performance level L according to the utilization 
of the processor 11. For example, the processor 11 increases 
the performance level L when the utilization of the processor 
11 is high and, on the other hand, decreases the performance 
level L when the utilization of the processor 11 is low. 
FIG. 10 is a flowchart illustrating an example of an 10 
interval adjustment procedure; 
To calculate the determination interval T, for example, the 
processor 11 calculates a load period F that is a period of past 
load variation (for example, load variation within a pre-
scribed recent time period or a predetermined number of 
load variations). The load here refers to a backlog of 
FIGS. llA to llC and 12A to 12C are graphs illustrating 
first and second examples of simulating the operation of a 
CPU; and 
FIG. 13 is a flowchart illustrating another example of the 
interval adjustment procedure. 
DESCRIPTION OF EMBODIMENTS 
15 information processing that needs to be performed by the 
information processing apparatus 10, and for example, cor-
responds to the number of requests received per unit time by 
the information processing apparatus 10 or the number of 
Several embodiments will be described below with ref- 20 
pending requests remaining in a queue. In this connection, 
the processor 11 may be designed to obtain history infor-
mation about switching of the performance level L and erence to the accompanying drawings, wherein like refer-
ence numerals refer to like elements throughout. 
(a) First Embodiment 
FIG. 1 illustrates an information processing apparatus 
according to a first embodiment. 
An information processing apparatus 10 of the first 
embodiment includes a processor 11 and a storage unit 12. 
The information processing apparatus 10 may be called a 
computer, physical machine, or the like. 
The processor 11 executes various programs including a 
BIOS program, OS program, application program, etc. The 
processor 11 may be provided with a plurality of cores for 
performing such programs in parallel. The processor 11 may 
be called a Central Processing Unit (CPU), Micro-Process-
ing Unit (MPU), or the like. In this connection, the processor 
11 may further include Application-Specific Integrated Cir-
cuit (ASIC), Field Programmable Gate Array (FPGA), and 
others. 
The processor 11 is capable of switching its performance 
level L to one of a plurality of performance levels with 
different power consumption. The performance levels differ 
estimate the past load variation on the basis of the history 
information. Using the history information about the per-
formance level L to estimate the load variation eliminates 
25 the need for the processor 11 to refer to queue length 
information or other information at the application layer. By 
doing so, it is possible to control the performance level L 
efficiently at the system software layer. In this case, for 
example, the processor 11 calculates a time period between 
30 the times at which the performance level L was increased to 
a threshold level or higher, as the load period F. 
When the load period F is calculated, the processor 11 
calculates the determination interval T from the load period 
F. For example, the processor 11 sets the determination 
35 interval T that is shorter than the load period F. 1/n (n is an 
integer of two or higher) of the load period F may be set as 
the determination interval T. It is preferable that, when the 
load period F varies, the determination interval T is changed 
accordingly. For example, when a shorter load period F is 
40 calculated, a shorter determination interval T is set. Con-
versely, when a longer load period F is calculated, a longer 
determination interval T is set. This makes it possible to 
reduce the risk of setting the determination interval T 
excessively shorter than is appropriate for eliminating a in at least one of a clock frequency and voltage during 
program execution. For example, at a lower performance 
level L, the processor 11 operates at a lower clock frequency 
and/or voltage and consumes less power. A so-called P-state 
may be considered as the performance level L. The proces-
sor 11 may be provided with a control circuit for dynami-
cally changing the frequency of a clock signal and voltage 50 
to be supplied to a core. 
45 mismatch between load and performance level L. If the load 
variation is determined to have no periodicity, the processor 
11 may prevent shortening of the current determination 
interval T. 
As described above, the information processing apparatus 
10 of the first embodiment changes the determination inter-
val T for determining whether to switch the performance 
level L of the processor 11 according to the periodicity of 
load variation of the information processing apparatus 10. 
The storage unit 12 stores a program 12a. The storage unit 
12 may be a primary storage device such as a Random 
Access Memory (RAM), or a secondary storage device such 
as a Hard Disk Drive (HDD). In addition, the storage unit 12 55 
may be a flash memory or Read Only Memory (ROM) 
installed on a substrate. The program 12a controls the 
performance level L of the processor 11. The program 12a 
may be a program of system software such as BIOS or OS. 
The program 12a or another program called by the program 60 
l2a instructs the control circuit of the processor 11 to switch 
the performance level L. 
The processor 11 executes the program 12a to control the 
performance level L in the following manner. The processor 
11 detects the periodicity of past load variation of the 65 
information processing apparatus 10, and changes a deter-
mination interval T for determining whether to switch the 
This makes it possible to reduce a mismatch between load 
and performance level L, which mismatch may continue 
when the load period F is equal to or approximate to the 
determination interval T. That is, it is possible to prevent a 
state where the load rises but the performance level L 
remains low and a state where the load falls but the perfor-
mance level L remains high from appearing alternately and 
repeatedly. As a result, the processor 11, even using the 
DVFS technique, is able to operate efficiently. In addition, 
the determination interval T is changed according to the load 
period F, which prevents the determination interval T from 
becoming excessively short. Further, an overhead for con-
trolling the performance level Lis reduced and power saving 
of the processor 11 is achieved. 
US 9,436,265 B2 
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(b) Second Embodiment 
FIG. 2 illustrates an information processing system 
according to a second embodiment. 
An information processing system of the second embodi-
ment is a Web-based system with so-called 3-Tier architec-
ture. This information processing system includes a client 
21, Web server 100, application server lOOa, and database 
server lOOb. The client 21, Web server 100, application 
server lOOa, and database server lOOb are connected to a 
network 20. A wide area network may be set up between the 
client 21 and the network 20. 
The client 21 is a client computer that is a terminal 
operated by a user, and executes a Web browser to display 
Web pages. The client 21 sends requests to the Web server 
100 using a Hypertext Transfer Protocol (HTTP), and 
receives responses to the requests from the Web server 100. 
In general, an HTTP request includes the identification 
information of a requested Web page, and an HTTP response 
includes the data of the Web page to be displayed. 
6 
of the application server lOOa, and the functions of the 
database server lOOb, respectively. Referring to FIG. 2, the 
presentation layer, application layer, and data layer are 
implemented by using different server computers. Alterna-
tively, two or more layers may be implemented by using a 
single server computer. For example, the application soft-
ware of the Web server 100 and application server lOOa may 
be executed by using a single server computer. 
FIG. 3 is a block diagram illustrating an exemplary 
10 hardware configuration of a Web server. 
The Web server 100 includes a CPU 101, RAM 102, 
ROM 103, HDD 104, video signal processing unit 105, input 
signal processing unit 106, media reader 107, and commu-
nication interface 108. These units are connected to a bus 
15 109 within the Web server 100. The client 21, application 
server lOOa, and database server lOOb may have the same 
hardware configuration as the Web server 100. The CPU 101 
is an example of the processor 11 of the first embodiment. 
The RAM 102, ROM 103 and HDD 104 are examples of the 
20 storage unit 12 of the first embodiment. 
The Web server 100 is a server computer that performs 
information processing according to requests from the client 
21. The Web server 100 executes application software (Web 
server software) for controlling HTTP communications. 
When receiving an HTTP request from the client 21, the 25 
Web server 100 identifies business logic for use in generat-
ing the data of the requested Web page, and sends a request 
for executing the business logic to the application server 
lOOa. The Web server 100 then receives a response includ-
ing the result of executing the requested business logic from 30 
the application server lOOa. The Web server 100 then 
generates the data of the Web page based on the result of 
executing the business logic, and sends an HTTP response to 
the client 21. 
The CPU 101 is a processor that controls the Web server 
100. The CPU 101 includes at least one core (core lOla) and 
DVFS circuit lOlb. 
The core lOla includes an arithmetic and logic circuit, 
register, and others, and executes instructions from pro-
grams. The core 1 Ola has a plurality of performance levels 
called "P-states", which have different combinations of 
clock frequency and voltage, as will be described later. In 
this connection, the CPU 101 may include a plurality of 
cores so as to perform instructions of a program in parallel. 
The DVFS circuit 1 Olb performs DVFS for the core 1 Ola, 
and changes the P-state of the core lOla in accordance with 
an instruction of a program. That is to say, the DVFS circuit 
1 Olb controls the frequency of a clock signal and voltage to 
The application server lOOa is a server computer that 
performs information processing according to requests from 
the Web server 100. The application server lOOa executes 
application software that embodies business logic. When 
receiving a request from the Web server 100, the application 
server lOOa executes specified business logic. At this time, 
the application server lOOa identifies data to be used for the 
business logic, and sends a request for accessing the data to 
the database server lOOb. Data accesses are for data manipu-
lations such as retrieval, addition, update, deletion, and so on 
of data. Then, the application server lOOa receives a 
response indicating the result of the requested data access 
from the database server lOOb. Then, the application server 
1 OOa completes the business logic using the result of the data 
access (for example, using retrieved data) and sends a 
response to the Web server 100. 
The database server lOOb is a server computer that 
performs information processing according to requests from 
the application server lOOa. The database server lOOb 
executes application software (database management system 
(DBMS), etc.) for managing data. The database server lOOb 
stores the data in a non-volatile storage device such as an 
HDD. When receiving a request from the application server 
lOOa, the database server lOOb accesses the requested data, 
and sends a response indicating the result of the data access, 
35 be supplied to the core lOla. For example, the DVFS circuit 
lOlb changes a multiplication factor to be applied to a base 
clock signal, which is received through the bus 109, so as to 
change the clock frequency for the core lOla. In this 
connection, in the case where the CPU 101 includes a 
40 plurality of cores, the DVFS circuit lOlb may apply the 
same P-state to the plurality of cores, or may change the 
P-state for each core independently. 
The RAM 102 is a volatile semiconductor memory that 
temporarily stores programs to be executed by the CPU 101 
45 and data, and is a primary storage device. In this connection, 
the Web server 100 may be provided with another kind of 
primary storage device than the RAM or a plurality of 
primary storage devices. 
The ROM 103 is a non-volatile semiconductor memory 
50 that stores the BIOS program. In this connection, a rewrit-
able semiconductor memory, such as a flash memory, may 
be used in place of the ROM 103. The BIOS program 
describes a function of starting an OS. When the Web server 
100 is activated, the CPU 101 loads the BIOS program to the 
55 RAM 102, so that peripheral devices including the HDD 104 
become accessible. Then the CPU 101 loads the OS program 
from the HDD 104 to the RAM 102 in accordance with the 
BIOS program. The BIOS program also describes a function 
to the application server lOOa. If the requested data access 60 
is retrieval of data, a response includes the retrieved data. If 
the requested data access is addition, update, deletion, or the 
like of data, the response includes information indicating 
whether the data access is successful or not. 
of instructing the DVFS circuit 1 Olb to change a P-state and 
a function of monitoring the utilization of the CPU 101. 
The HDD 104 is a non-volatile storage device that stores 
the OS program, application software program, and data for 
use by the OS and application software, and is a secondary 
storage device. The OS program describes a function of 
collecting information on the utilization of the CPU 101 via 
the BIOS and a function of determining a P-state according 
In the Web-based system with 3-Tier architecture, the 65 
presentation layer, application layer, and data layer may 
perform the functions of the Web server 100, the functions to the utilization of the CPU 101 and controlling the DVFS 
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circuit lOlb via the BIOS. In this connection, the Web server 
100 may be provided with another kind of secondary storage 
device, such as a flash memory, solid State Drive (SSD), or 
the like, or a plurality of secondary storage devices. 
The video signal processing unit 105 outputs a video to a 5 
display 31 connected to the Web server 100 under the control 
8 
is assumed in the second embodiment that the OS uses only 
PO, P4, and PS out of PO to PS. That is, one of the three 
P-states, PO, P4, and PS is requested by the OS to the DVFS 
circuit lOlb via the BIOS. 
of the CPU 101. As the display 31, for example, a Cathode 
Ray Tube (CRT) display, Liquid Crystal Display (LCD), 
Plasma Display Panel (PDP), Organic Electro-Lumines-
cence (OEL) display, or the like may be used. 
The input signal processing unit 106 receives and sends 
an input signal from an input device 32 connected to the Web 
server 100, to the CPU 101. As the input device 32, a 
pointing device, such as a mouse, touch panel, touchpad, 
trackball, etc., a keyboard, a remote controller, a button 15 
switch, or the like may be used. Some kinds of input devices 
may be connected to the Web server 100. 
The OS adjusts the P-state according to the utilization of 
the CPU 101 in order to reduce power consumption of the 
CPU 101 in consideration of performance. When the CPU 
utilization goes up (for example, when the CPU utilization 
reaches or exceeds an upper limit threshold) while the CPU 
10 101 operates at PS, the OS increases the P-state from PS to 
P4. If the CPU utilization does not go down sufficiently (for 
example, ifthe CPU utilization is still above the upper limit 
threshold) even after the increase of the P-state to P4, the OS 
The media reader 107 is a reader device for reading 
programs and data from a recording medium 33. As the 
recording medium 33, for example, a magnetic disk, such as 20 
Flexible Disk (FD) or HDD, an optical disc, such as Com-
pact Disc (CD) or Digital Versatile Disc (DVD), a magneto-
optical disk (MO), a semiconductor memory, or the like may 
further increases the P-state from P4 to PO. The reason why 
the P-state is increased stepwise is because, when the CPU 
utilization is 100%, it is difficult to estimate how much 
processing capacity is further needed (how much processing 
capacity needs to be increased to reduce the CPU utilization 
sufficiently). 
On the other hand, when the CPU utilization goes down 
(for example, when the CPU utilization becomes lower than 
a lower limit threshold) while the CPU 101 operates at PO, 
the OS decreases the P-state from PO to P4 or PS. At this be used. The media reader 107 stores programs and data read 
from the recording medium 33 in the RAM 102 or the HDD 25 
104, for example. 
time, the OS is capable of estimating, from the current CPU 
utilization, the CPU utilization for the case of decreasing the 
P-state to PS. Therefore, the OS is capable of determining 
according to the current CPU utilization whether to decrease 
the P-state from PO to P4 or to PS. For example, the OS 
The communication interface 108 is connected to a net-
work 20 for communications with the client 21, the appli-
cation server lOOa, and other computers over the network 
20. The communication interface 108 may be connected to 30 
a communication device such as a switch belonging to the 
network 20 with, for example, a cable. 
decreases the P-state to PS if the CPU utilization estimated 
for the case of decreasing the P-state to PS is less than the 
upper limit threshold. Otherwise, the OS decreases the 
P-state to P4. In this connection, the Web server 100 may be configured 
without the media reader 107. In the case where the Web 
server 100 is controlled from a terminal device (the client 21 
or the like) operated by a user over the network 20, the Web 
server 100 may be configured without the video signal 
processing unit 105 or input signal processing unit 106. In 
addition, the display 31 and input device 32 may be provided 
as one unit with the Web server 100. 
The following describes the definitions of P-states and a 
problem that may occur in DVFS. 
FIG. 4 illustrates an exemplary correspondence between 
P-states and clock frequencies. 
The CPU 101 has nine P-states PO to PS defined as 
performance levels. PO is a P-state with the highest clock 
frequency, whereas PS is a P-state with the lowest clock 
frequency. That is to say, PO is the highest performance level 
The above-described P-state control is performed by each 
35 of the Web server 100, application server lOOa, and database 
server lOOb independently. 
By the way, power saving of the CPU 101 is not obtained 
if the P-state is changed excessively and too frequently 
according to instantaneous changes in CPU utilization. Even 
40 if the CPU utilization rapidly goes up in a moment, this may 
be short-lived and the CPU utilization may goes down 
rapidly in the next moment. If the processing capacity of the 
CPU 101 is increased instantaneously according to such a 
short-lived increase in the CPU utilization, the idle time of 
45 the CPU 101 is increased and thus the utilization efficiency 
of the CPU 101 is reduced. In addition, changing the P-state 
excessively and too frequently may increase the overhead of 
the OS due to interruptions to the CPU 101 and thus degrade 
the performance of application software. 
To deal with this, the OS confirms the CPU utilization and 
determines whether to change the P-state of the CPU 101 at 
every regular interval (for example, an interval of 500 ms). 
In this second embodiment, a P-state control time refers to 
a time of determining whether to change the P-state, and a 
at which the CPU 101 operates at its maximum processing 
capacity, whereas PS is the lowest performance level at 50 
which the CPU 101 operates at its minimum processing 
capacity. A higher clock frequency leads to higher voltage, 
whereas a lower clock frequency leads to lower voltage. In 
short, the CPU 101 consumes most power at PO, whereas the 
CPU 101 consumes least power at PS. 55 P-state control interval refers to a time interval between 
P-state control times. Even if the CPU utilization rapidly 
goes up in a moment, the P-state remains the same if the 
CPU utilization goes down by the next P-state control time. 
For example, even if the Web server 100 temporarily 
For example, PO has a clock frequency of 2261 MHz 
(2.261 GHz), Pl has a clock frequency of212S MHz, P2 has 
a clock frequency of 1995 MHz, P3 has a clock frequency 
of 1S62 MHz, P4 has a clock frequency of 1729 MHz, PS 
has a clock frequency of 1596 MHz, P6 has a clock 
frequency of 1463 MHz, P7 has a clock frequency of 1330 
MHz, and PS has a clock frequency of 1197 MHz. In 
addition, voltage increases or decreases with increase or 
decrease in clock frequency, with positive correlation 
between them. 
To make the P-state control by the OS easy and to 
simplify the following explanation on the P-state control, it 
60 receives a number of requests, the P-state does not need to 
be increased ifthe Web server 100 completes the processing 
of the requests by the next P-state control time. This reduces 
average power consumption of the CPU 101. 
On the other hand, using a fixed P-state control interval 
65 causes a following problem. 
FIG. 5 illustrates examples of a mismatch between input 
load and clock frequency. 
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The following describes the case of DVFS that is 
executed by the application server lOOa. In this connection, 
the same problem may occur in the Web server 100 and 
database server lOOb. 
Load (input load) externally given to the application 
server lOOa is proportional mainly to the number ofrequests 
received from the Web server 100. The number of requests 
the application server lOOa receives from the Web server 
100 per unit time, that is, input load per unit time is not 
constant but may frequently vary. A wave of variation in the 10 
input load may have different periods. It is assumed that the 
wave of variation in the input load may have periods equal 
to or approximate to the P-state control interval of the 
application server lOOa, and the amplitude of the wave is 
sufficiently large. In this case, an "anti-synchronization" 15 
phenomenon may occur between the input load and the 
P-state. 
10 
computers cooperates with each other, like a Web-based 
system with 3-Tier architecture. The following describes the 
case where the application server lOOa and database server 
lOOb cooperate with each other. The same problem may 
occur between the Web server 100 and application server 
lOOa. 
For example, assume a state (1) where both the applica-
tion server lOOa and the database server lOOb are under low 
input load and operate at a high P-state. Then, assume a state 
(2) where a P-state control time for the application server 
lOOa comes. The P-state of the application server lOOa is 
decreased because the CPU utilization is low. As a result, the 
request processing speed of the application server lOOa 
slows down. Therefore, the input load on the database server 
lOOb falls accordingly. However, the database server lOOb 
keeps operating at the high P-state until the next P-state 
control time comes. That is, a mismatch between the input 
load and the P-state occurs. 
The next state is a state (3) where the input load on the 
This "anti-synchronization" phenomenon between input 
load and P-state is that the input load and P-state come into 
synchronization with each other with negative correlation 
and thus a mismatch between the input load and the P-state 
occurs and continues. If the "anti-synchronization" phenom-
enon occurs, a state with a low P-state under high input load 
and a state with a high P-state under low input load appear 
alternately and repeatedly. This results in inefficient opera-
tion of the CPU in the application server lOOa. 
20 application server lOOa rises. However, the application 
server lOOa keeps operating at the low P-state until the next 
P-state control time comes. That is, a mismatch between the 
input load and the P-state occurs. On the other hand, when 
the P-state control time for the database server lOOb comes, 
25 the P-state of the database server lOOb is decreased because 
the CPU utilization is low. 
For example, assume a state (1) where the application 
server lOOa is under low input load (receives a few requests) 
and operates at a low P-state (at a low clock frequency of the 
CPU). Then, the state moves to a state (2) where the input 30 
load rises (the number of requests received increases) 
because the input load varies periodically. However, the 
P-state is not changed until the next P-state control time 
comes. Therefore, the application server lOOa keeps oper-
ating at the low P-state (at the low clock frequency). That is, 35 
a mismatch in which the input load is high but the P-state is 
low occurs. In this state, the number of pending requests 
increases and the response times for the Web server 100 
rapidly worsen. 
The next state is a state (3) where the P-state control time 40 
comes, and the P-state is increased (the clock frequency of 
the CPU is increased) because the CPU utilization is high. 
Thereby, the number of pending requests decreases and the 
application server lOOa gradually improves the response 
times for the Web server 100. Then, the state moves to a state 45 
( 4) where the input load falls (the number of requests 
received decreases) because the input load varies periodi-
cally. However, the P-state is not changed until the next 
P-state control time comes. Therefore, the application server 
lOOa keeps operating at the high P-state (at the high clock 50 
frequency). That is, a mismatch in which the input load is 
low but the P-state is high occurs. In this state, power saving 
of the CPU is not obtained. 
The state moves to a state ( 4) where the P-state control 
time for the application server lOOa comes. The P-state of 
the application server lOOa is increased because the CPU 
utilization is high. As a result, the request processing speed 
of the application server lOOa increases. Therefore, the input 
load on the database server lOOb rises accordingly. How-
ever, the database server lOOb keeps operating at the low 
P-state until the next P-state control time comes. That is, a 
mismatch between the input load and the P-state occurs. 
The next state is a state (5) where the input load on the 
application server lOOa falls. However, the application 
server 1 OOa keeps operating at the high P-state until the next 
P-state control time comes. Therefore, a mismatch between 
the input load and the P-state occurs. On the other hand, 
when the P-state control time for the database server lOOb 
comes, the P-state of the database server 1 OOb is increased 
since the CPU utilization is high. Thereby, the pending 
requests are processed. The state is then returned back to the 
above state (1 ). 
As described above, a mismatch between the input load 
and the P-state in the application server lOOa and a mis-
match between the input load and the P-state in the database 
server lOOb alternately and repeatedly occur. This means 
that there is always such a mismatch at any layer in the 
Web-based system. In addition, a mismatch in a former 
server computer (application server lOOa) amplifies varia-
tion in input load on a latter server computer (database 
server lOOb). This causes a problem in that the response The next state is a state (5) where the P-state control time 
comes, and the P-state is decreased (the clock frequency of 
the CPU is lowered) because the CPU utilization is low. 
Thereby, power saving of the CPU is achieved. The state is 
then returned back to the above state (1 ). Note that the period 
55 times for the client 21 considerably worsen in the Web-based 
system. 
of the variation in the input load is equal to or approximate 
to the P-state control interval, and thus the mismatch in the 
state (2) and the mismatch in the state ( 4) alternately and 
repeatedly occur. 
FIG. 6 illustrates an exemplary propagation of a mismatch 
between input load and clock frequency. 
The above explanation is about a mismatch between input 
load and P-state, focusing on a single server computer. This 
mismatch may spread in a system where a plurality of server 
To deal with this, in the Web server 100, application 
server 1 OOa, and database server lOOb of the second embodi-
ment, a variable P-state control interval is set in order to 
60 suppress the "anti-synchronization" phenomenon between 
input load and P-state. Suppressing the "anti-synchroniza-
tion" phenomenon enables the CPU of each server computer 
to operate efficiently and to improve response times for the 
client 21. The following describes the case where the Web 
65 server 100 performs the P-state control. The application 
server lOOa and database server lOOb perform the P-state 
control in the same way as the Web server 100. 
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FIG. 7 is a block diagram illustrating exemplary functions 
of a Web server. 
The Web server 100 includes a CPU monitor 111, P-state 
instruction unit 112, control information storage unit 121, 
history storage unit 122, P-state determination unit 123, 
interval calculation unit 124, request queue 131, and request 
processing unit 132. 
12 
For example, the CPU monitor 111 and P-state instruction 
unit 112 are implemented as BIOS program modules. The 
control information storage unit 121 and history storage unit 10 
122 are implemented as storage areas saved in the RAM 102 
When determining to change the P-state, the P-state 
determination unit 123 notifies the P-state instruction unit 
112 of a new P-state. The P-state determination unit 123 also 
adds information indicating the present time and the new 
P-state to the history information stored in the history 
storage unit 122. At this time, the P-state determination unit 
123 may leave a predetermined number of latest records or 
records that were generated within a predetermined time 
period from the present time, and delete the other old 
records. 
The interval calculation unit 124 calculates an appropriate 
P-state control interval on the basis of a period of variation 
in input load on the Web server 100. When the calculated 
P-state control interval is different from the current P-state 
or HDD 104 that is used by the OS. The P-state determi-
nation unit 123 and interval calculation unit 124 are imple-
mented as OS program modules. The request queue 131 is 
implemented as a storage area saved in the RAM 102 or 15 
HDD 104 that is used by application software. The request 
processing unit 132 is implemented as a program module of 
application software. 
control interval, the interval calculation unit 124 updates the 
control information in the control information storage unit 
121. In the second embodiment, the period of variation in 
input load on the Web server 100 is estimated based on the 
history information stored in the history storage unit 122. The CPU monitor 111 monitors the utilization of the CPU 
101 and reports the monitoring result to the P-state deter-
mination unit 123. For example, the CPU monitor 111 
obtains samples indicating whether the core lOla is execut-
ing an instruction or not, at some time points, and reports the 
sampling results to the P-state determination unit 123. A 
percentage of samples indicating that an instruction is being 
executed is taken as CPU utilization. 
The P-state instruction unit 112 controls changing of a 
P-state in accordance with a request from the P-state deter-
mination unit 123. For example, P-state instruction unit 112 
instructs the DVFS circuit lOlb to change the P-state of the 
core lOla to a P-state determined by the P-state determina-
tion unit 123. Thereby, the DVFS circuit lOlb changes the 
frequency of a clock signal and voltage to be supplied to the 
core lOla. A correspondence among P-states, clock frequen-
cies, and voltages is defined in the DVFS circuit lOlb in 
advance. 
The control information storage unit 121 stores control 
information that is used for the P-state control. The control 
20 More specifically, the interval calculation unit 124 estimates 
an average time period between the times at which the 
P-state of the CPU 101 was increased to PO as the period of 
variation in input load. The interval calculation unit 124 
calculates a shorter period than the estimated period of 
25 variation in input load as the appropriate P-state control 
interval. In this connection, if the variation in input load is 
determined to have no periodicity, the P-state control inter-
val is not changed. 
A trigger event that causes the interval calculation unit 
30 124 to calculate a P-state control interval may be update of 
history information (i.e., an event where the P-state deter-
mination unit 123 has determined to change the P-state ), for 
example. In addition, a trigger event that initiates calculation 
of a P-state control interval may be addition of information 
35 indicating PO to the history information (i.e., an event where 
the P-state of the CPU 101 was increased from PS or P4 to 
information includes information indicating a P-state control 
interval, i.e., an interval for determining whether to change 40 
the P-state of the CPU 101. The control information is 
PO). Alternatively, the interval calculation unit 124 may 
calculate a P-state control interval at every regular interval 
that is longer than the current P-state control interval. 
The request queue 131 is a queue-like buffer for tempo-
rarily storing requests received by the Web server 100. The 
requests in the request queue 131 are taken out and pro-
cessed by the request processing unit 132. Requests that are 
pending due to the lack of processing capacity of the CPU 
generated by the interval calculation unit 124 and is refer-
enced by the P-state determination unit 123. The history 
storage unit 122 stores history information indicating change 
logs of the P-state. The history information includes a time 
indicating when the P-state was changed and a P-state after 
the change. The history information is generated by the 
P-state determination unit 123 and is referenced by the 
interval calculation unit 124. 
The P-state determination unit 123 intermittently adjusts 
the P-state at every P-state control interval indicated by the 
control information stored in the control information storage 
unit 121. When a P-state control time comes, the P-state 
determination unit 123 calculates the current CPU utilization 
45 101 remain in the queue 131. The number of remaining 
requests may be called a queue length. 
The request processing unit 132 sequentially processes 
the requests stored in the request queue 131, with the CPU 
101. For example, the request processing unit 132 identifies 
50 business logic to be executed, on the basis of an HTTP 
request received from the client 21, and sends a request 
indicating the identified business logic to the application 
server lOOa. When receiving a result of executing the 
based on a report received from the CPU monitor 111, and 55 
determines based on the current CPU utilization and current 
business logic from the application server lOOa, the request 
processing unit 132 generates and sends an HTTP response 
to the client 21. 
P-state whether to change the P-state. As described earlier, 
for example, when the P-state is PS and the CPU utilization 
is higher than or equal to an upper limit threshold, the P-state 
determination unit 123 determines to change the P-state 
from PS to P4. When the P-state is P4 and the CPU 
utilization is higher than or equal to the upper limit thresh-
old, the P-state determination unit 123 determines to change 
the P-state from P4 to PO. When the P-state is PO and the 
Referring to FIG. 7, the OS determines whether to change 
the P-state, and calculates a P-state control interval. This 
may be called "OS control". On the other hand, the BIOS 
60 may be designed to determine whether to change the P-state 
and to calculate the P-state control interval. This may be 
called "BIOS control". In the case of the BIOS control, the 
control information storage unit 121 and history storage unit 
CPU utilization is lower than a lower limit threshold, the 65 
P-state determination unit 123 determines to change the 
P-state from PO to P4 or PS. 
122 are implemented as storage areas saved in the RAM 102 
or HDD 104 that is used by the BIOS. In addition, the P-state 
determination unit 123 and interval calculation unit 124 are 
implemented as BIOS program modules. 
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Further, the CPU 101 may include a plurality of cores, and 
the DVFS circuit lOlb may change the P-state for each core 
independently. In this case, the P-state determination unit 
123 may determine for each core whether to change the 
P-state, and the interval calculation unit 124 may calculate 
a P-state control interval for each core. 
In addition, the above explanation estimates an average 
time period between the times at which the P-state was 
increased from PS or P4 to PO as a period of variation in 
input load. Alternatively, an average time period between the 
times at which the P-state was increased to a predetermined 
threshold level or higher may be estimated as the period of 
variation in input load. For example, assume that the OS is 
capable of adjusting the P-state to one of nine P-states PO to 
P9, instead of three P-states PO, P4, and PS. In this case, 
assuming that P2 is set as a threshold level, an average time 
period between the times at which the P-state was increased 
from one of P3 to PS to one of PO to P2 may be estimated 
14 
the interval calculation unit 124 calculates the arithmetic 
average AA, by dividing the summation of time periods B,, 
B,_u B,_2 , ... , B,_k+l by k. Then, the interval calculation unit 
124 calculates a standard deviation SD, of the k recent time 
periods BJ with the equation (2). For example, the interval 
calculation unit 124 calculates a summation of (each time 
period BJ minus arithmetic average AA,) squared, divides 
the summation by k-1, and then calculates the square root 
of the result of the division, thereby calculating the standard 
10 deviation SD,. Then, the interval calculation unit 124 cal-
culates a variation coefficient CV, of the k recent time 
periods B with the equation (3). For example, the interval 
calculation unit 124 calculates the variation coefficient CV, 
by dividing the standard deviation SD, by the arithmetic 
15 average AA,. 
1 ; (1) 
as a period of variation in input load. Alternatively, the 
interval calculation unit 124 may calculate an average time 20 
period between peak P-states by performing wave analysis 
AA;= k ~ Bi 
j=i-k+l 
± (BJ -AA;)2 
k - 1 j=i-k+l 
(2) 
SD;= 
SD; 
CV;= AA; 
(3) 
If the calculated variation coefficient CV, is less than a 
threshold TH (for example, TH=0.2), the interval calculation 
on the changes to the P-state indicated by the history 
information, and estimate the average time period between 
the peaks as the period of variation in input load. In addition, 
the interval calculation unit 124 may continuously collect 25 
information indicating the queue length of the request queue 
131 from the application software, and calculate a period of 
variation in the queue length as the period of variation in 
input load. 
30 unit 124 determines that the past variation in P-state has 
periodicity, i.e., the input load has periodicity. Referring to 
FIG. 9A, the time periods B1 to B7 have small variation and 
the variation coefficient CV 7 is small. Therefore, the input 
load is determined to have periodicity. On the other hand, if 
FIG. 8 illustrates an example of a history table. 
A history table 125 is stored in the history storage unit 
122. The history table 125 includes the following fields: 
Time and P-state. The Time field indicates a time when the 
P-state determination unit 123 determined to change a 
P-state. This time is represented with an accuracy of milli-
seconds. The P-state field contains information indicating a 
P-state after the change (for example, any one of PO, P4, and 
PS). Out of the records (combinations of time and P-state) 
included in the history table 125, records with P-state of PO 
are used by the interval calculation unit 124 to calculate a 
P-state control interval. 
The following describes how to calculate a P-state control 
interval. 
FIGS. 9A and 9B illustrate an example of the periodicity 
of input load. 
The interval calculation unit 124 checks the periodicity of 
input load, and if determining that the input load varies with 
periodicity, calculates a P-state control interval that is 
shorter than a period of variation in input load. As described 
earlier, the periodicity of the input load is estimated from the 
periodicity of past P-state. 
To check the periodicity of the P-state, the interval 
calculation unit 124 extracts records with P-state of PO 
(records indicating that the P-state was increased from PS or 
P4 to PO) from the history table 125. The interval calculation 
unit 124 calculates, as a time period Bi' a time difference 
between two adjacent records of the extracted records, that 
is, a time period from when the P-state was increased to PO 
to when the P-state was increased to PO next time. It is now 
35 the variation coefficient CV, is greater than or equal to the 
threshold TH, the interval calculation unit 124 determines 
that the past variation in P-state has no periodicity, i.e., the 
input load has no periodicity. Referring to FIG. 9B, the time 
periods B1 to B3 have large variation and the variation 
40 coefficient CV3 is large. Therefore, the input load is deter-
mined to have no periodicity. 
If the input load is determined to have periodicity, the 
interval calculation unit 124 calculates a period by shorten-
ing the period of variation in input load by a predetermined 
45 ratio, as a P-state control interval. More specifically, the 
interval calculation unit 124 takes one n-th (for example, 
n=lO) of the arithmetic average AA, of the time periods BJ 
as the P-state control interval. At this time, the interval 
calculation unit 124 clips the P-state control interval so that 
50 the P-state control interval is greater than or equal to a lower 
limit value T1ower (for example, 50 ms) and less than or equal 
to an upper limit value Tupper (for example, 500 ms). 
As a result, the P-state control interval T, is defined as 
equation ( 4). The interval calculation unit 124 sets T,=T1ower 
55 if AA/n is less than the lower limit value T1ower' sets 
T,=AA/n if AA/n is greater than or equal to the lower limit 
value T1ower and less than or equal to the upper limit value 
Tupper' and sets T,=Tupper if AA/n exceeds the upper limit 
value Tupper· 
assumed that a number j is given to the time period B 60 
between the times at which the P-state was increased to PO T,=T1owerCif AA/n<T1owerl T,=AA/n(if Tlower,;;AA/ 
n,;;Tupperl T,=Tupper(if AA/n>Tupper in chronological order, and a number i is given to the most 
recent time period B (i and j are positive integers satisfying 
lsjsi). 
Then, the interval calculation unit 124 calculates an 65 
arithmetic average AA, of k recent time periods BJ (k is an 
integer of 2 or greater) with the equation (1). For example, 
(4) 
FIG. 10 is a flowchart illustrating an example of an 
interval adjustment procedure. 
As described earlier, this interval adjustment may be 
performed each time the P-state of the CPU 101 is changed 
or each time the P-state is increased from P4 or PS to PO. 
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Alternatively, the interval adjustment may be performed at 
every predetermined interval longer than a P-state control 
interval. 
(Step SlO) The interval calculation unit 124 extracts 
records (change logs) with P-state of PO from the history 
table 125 stored in the history storage unit 122. 
(Step Sll) The interval calculation unit 124 determines 
whether the change logs extracted at step SlO include any 
change log that was added after the last time the interval 
adjustment of FIG. 10 was performed, i.e., determines 10 
whether the P-state was increased to PO after the last time the 
interval adjustment was performed. If there is such a change 
log, the process proceeds to step S12. If not, the interval 
adjustment is completed. 
(Step S12) The interval calculation unit 124 calculates a 15 
time period BJ between the times at which the P-state was 
increased to PO, on the basis of the times indicated by the 
extracted change logs. At least k recent time periods BJ are 
calculated. Then, the interval calculation unit 124 calculates 
the arithmetic average AA, of the k recent time periods BJ" 20 
16 
firmed with reference to the control information stored in the 
control information storage unit 121. If T, is different from 
T,_u the process proceeds to step S21. If T, is the same as 
T,_u the interval adjustment is completed without updating 
the control information. 
(Step S21) The interval calculation unit 124 updates the 
control information stored in the control information storage 
unit 121 to indicate thus calculated P-state control interval 
T,. 
The following describes operational differences between 
the case of using a variable P-state control interval and the 
case of a fixed P-state control interval. 
FIGS. llA to llC are graphs illustrating a first example 
of simulating the operation of a CPU. 
This simulation example considers the case of using a 
fixed P-state control interval of 500 ms. Assume now that a 
period of variation in input load is equal to or approximate 
to 500 ms. In this case, an "anti-synchronization" phenom-
enon occurs between input load and P-state. 
Referring to FIGS. llA to llC, the queue length (the 
number of pending requests remaining in the request queue 
131) rapidly increases after the P-state is decreased from PO 
to PS and before the P-state is increased from PS to P4. On 
(Step S13) The interval calculation unit 124 calculates a 
standard deviation SD, of the time periods BJ on the basis of 
the k recent time periods BJ and the arithmetic average AA, 
thereof. Then the interval calculation unit 124 calculates a 
variation coefficient CV, of the k recent time periods BJ on 
the basis of the arithmetic average AA, and standard devia-
tion SD,. 
the other hand, the queue length rapidly decreases after the 
25 P-state is increased from P4 to PO. Then the state where the 
(Step S14) The interval calculation unit 124 determines 
whether the variation coefficient CV, calculated at step S13 
is less than a threshold TH (for example, 0.2) or not, i.e., 30 
whether the variation in the k recent time periods BJ is small 
queue length is short continues for a while. That is to say, 
such a rapid increase and decrease in the queue length are 
repeated due to the "anti-synchronization" phenomenon. 
When the queue length rapidly increases, the request 
response times rapidly become longer accordingly. That is to 
say, a variation in request response time becomes large and 
the performance is degraded. 
FIGS. 12A to 12C are graphs illustrating a second 
example of simulating the operation of a CPU. 
This simulation example considers the case of using a 
variable P-state control interval with the method described 
in FIG. 10. When the periodicity of input load is detected, 
the P-state control interval is gradually shortened, starting 
with 500 ms. When the P-state control interval is shortened, 
or not. If the variation coefficient CV, is less than the 
threshold TH, the interval calculation unit 124 determines 
that the variation in input load has periodicity, and then the 
process proceeds to step S15. If the variation coefficient CV, 35 
is greater than or equal to the threshold TH, the interval 
calculation unit 124 determines that the variation in input 
load has no periodicity, and then the interval adjustment is 
completed. When there is no periodicity, the current P-state 
control interval T,_1 remains. 40 a time lag from a change of the input load to a change of the 
P-state becomes shorter, so that the input load is appropri-
ately reflected on the P-state. That is, an "anti-synchroniza-
tion" phenomenon between the input load and the P-state is 
(Step S15) The interval calculation unit 124 calculates 
one n-th (=AA/n) of the arithmetic average AA, calculated 
at step S12. n is a parameter that has an influence on the 
speed of the interval adjustment and is, for example, n=lO. 
The interval calculation unit 124 determines whether AA/n 45 
is less than a lower limit value T1ower or not. If AA/n is less 
than the lower limit value T1ower' the process proceeds to 
step S16. If not, the process proceeds to step Sl 7. 
(Step S16) The interval calculation unit 124 sets the 
P-state control interval T, to the lower limit value T1ower (for 50 
example, 50 ms). Then the process proceeds to step S20. 
(Step Sl 7) The interval calculation unit 124 determines 
whether AA/n exceeds an upper limit value Tupper or not. If 
AA/n exceeds the upper limit value Tupper' the process 
proceeds to step S18. If not, the process proceeds to step 55 
S19. 
(Step S18) The interval calculation unit 124 sets the 
P-state control interval T, to the upper limit value Tupper (for 
example, 500 ms). Then the process proceeds to step S20. 
reduced. Then, the P-state control interval, which is calcu-
lated based on an average time period between the times at 
which the P-state was increased to PO, is converged. Refer-
ring to the example of FIG. 12A, the P-state control interval 
is converged to about 100 ms. The P-state control interval is 
changed according to a change in the period of variation in 
input load. 
In addition, a mismatch between input load and P-state is 
reduced, and thereby the longest queue length is shorter than 
the case illustrated in FIGS. llA to llC. Suppressing an 
increase in the queue length leads to suppressing an increase 
in request response times. That is, a variation in request 
response time becomes small, and thus application software 
exhibits stable performance. 
By the way, in the case where the input load is determined 
to have no periodicity, the method described in FIG. 10 
(Step S19) The interval calculation unit 124 sets the 
P-state control interval T, to AA/n. In this way, the P-state 
control interval T, that falls within a predetermined range is 
calculated. 
(Step S20) The interval calculation unit 124 determines 
whether the P-state control interval T, calculated at step S16, 
S18, or S19 is different from the current P-state control 
interval T,_1 . The current P-state control interval is con-
60 keeps using the current P-state control interval. Therefore, if 
the periodicity of the input load disappears after the P-state 
control interval is shortened, the shortened P-state control 
interval is maintained for a while. On the other hand, in the 
case where the input load has no periodicity, a possibility of 
65 the "anti-synchronization" phenomenon is low, so that a 
long P-state control interval may be set. In addition, when 
the period of variation in input load becomes long, it may 
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appear that the periodicity of the input load has disappeared 
transiently. In this case, the P-state control interval may be 
set longer without waiting for the period of variation in input 
load to become stable. 
There is a modification example in which a P-state control 
interval is changed even when the input load is determined 
to have no periodicity. However, for the above reasons, the 
P-state control interval is allowed to be set longer but 
shortening of the P-state control interval is prevented. 
More specifically, in the case where input load is deter-
mined to have no periodicity, the P-state control interval T, 
10 
is defined as equation (5). The interval calculation unit 124 
sets T,=T,_ 1 when AA/n is less than or equal to the current 
P-state control interval T,_ 1 . That is, the current P-state 
control interval is not made shorter but is maintained. In 15 
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load that does not cause a change to the P-state may be 
ignored because it has little influence on the "anti-synchro-
nization" phenomenon. 
In this connection, as described earlier, the information 
processing of the first embodiment is realized by causing the 
information processing apparatus 10 to execute a program. 
In addition, the information processing of the second 
embodiment is realized by causing the client 21, Webs server 
100, application server lOOa, and database server lOOb to 
execute programs. 
Such a program may be recorded on a computer-readable 
recording medium (for example, recording medium 33). 
Recording media include, for example, magnetic disks, 
optical discs, magneto-optical disks, semiconductor memo-
ries, etc. The magnetic disks include FD and HDD. The 
optical discs include CD, CD-R (Recordable), CD-RW 
(Rewritable), DVD, DVD-R, DVD-RW, etc. The program 
may be recorded on a portable recording medium and 
addition, the interval calculation unit 124 sets T,=AA/n 
when AA/n is greater than T,_ 1 and less than or equal to the 
upper limit value Tupper' and sets T,=Tupper when AA/n 
exceeds the upper limit value Tupper· 
T,~T,_ 1 (if AA/n,;;T,_1) T,~AA/n(if T,_ 1<AA/n,;;Tupperl 
r,~Tupper(if AA/n>Tupper (5) 
20 distributed. In this case, the program may be executed after 
being installed from the portable recording medium to 
another recording medium (for example, HDD 104). 
FIG. 13 is a flowchart illustrating another example of the 
interval adjustment procedure. 
In this modification example of the interval adjustment, 25 
the following steps S14a and S14b are executed in place of 
step S14 of FIG. 10. The other steps of FIG. 13 are the same 
as those of FIG. 10. 
According to one aspect, it is possible to reduce a mis-
match between load and the performance level of a proces-
sor. 
All examples and conditional language provided herein 
are intended for the pedagogical purposes of aiding the 
reader in understanding the invention and the concepts 
contributed by the inventor to further the art, and are not to (Step S14a) The interval calculation unit 124 determines 
whether the variation coefficient CV, calculated at step S13 
is less than the threshold TH or not, i.e., whether the 
variation in the k recent time periods B1 is small or not. If the 
variation coefficient CV, is less than the threshold TH, the 
interval calculation unit 124 determines that the variation in 
input load has periodicity, and then the process proceeds to 
step S15. If the variation coefficient CV, is greater than or 
equal to the threshold TH, the interval calculation unit 124 
determines that the variation in input load has no periodicity, 
and then the process proceeds to step S14b. 
30 be construed as limitations to such specifically recited 
examples and conditions, nor does the organization of such 
examples in the specification relate to a showing of the 
superiority and inferiority of the invention. Although one or 
35 more embodiments of the present invention have been 
described in detail, it should be understood that various 
changes, substitutions, and alterations could be made hereto 
without departing from the spirit and scope of the invention. 
(Step S14b) The interval calculation unit 124 calculates 40 
one n-th (AA/n) of the arithmetic average AA, calculated at 
step S12. The interval calculation unit 124 then determines 
whether AA/n is greater than the current P-State control 
interval or not. If AA/n is greater than T,_1 , the process 
proceeds to step Sl 7. If not, the process proceeds to step 45 
S20. 
According to the information processing system of the 
second embodiment, a P-state control interval of each of the 
Web serve 100, application server lOOa, and the database 
server 1 OOb is calculated according to a period of variation 50 
in input load. Especially, the P-state control interval is set to 
be 1/n of the period of variation in input load. Therefore, a 
mismatch between input load and P-state is reduced, so as to 
operate a CPU efficiently and to improve the performance of 
application software. In addition, as compared with the case 55 
of using a fixed short P-state control interval, an overhead 
for the P-state control is reduced and power saving of the 
CPU is achieved. 
In addition, estimating a period of variation in input load 
from change logs of the P-state eliminates the need of 60 
collecting information from application software, so that an 
OS or BIOS performs the P-state control in a centralized 
manner. Therefore, it becomes easy to implement the P-state 
control. In this connection, the period of variation in input 
load may be estimated from change logs of the P-state with 65 
a sufficient accuracy for reducing a mismatch between the 
input load and the P-state. For example, variation in input 
What is claimed is: 
1. An information processing apparatus comprising: 
at least one processor configured to be capable of switch-
ing a performance level to one of a plurality of perfor-
mance levels with different power consumption; and 
a storage unit configured to store a program for control-
ling the performance level of the at least one processor, 
wherein 
the at least one processor executing the program performs 
a procedure including: 
detecting times when the performance level of the 
processor was increased from a first level to a second 
level, the first level being lower than a threshold, the 
second level being equal to or greater than the 
threshold; 
calculating an average time period between the 
detected times; and 
changing, according to the calculated average time 
period, a determination interval for determining 
whether to switch the performance level of the 
processor. 
2. The information processing apparatus according to 
claim 1, wherein the determination interval is shorter than 
the average time period. 
3. The information processing apparatus according to 
claim 1, wherein the procedure further includes preventing 
shortening of the determination interval upon determining 
that the detected times have no periodicity. 
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4. The information processing apparatus according to 
claim 1, wherein the plurality of performance levels differ in 
at least one of a clock frequency and voltage to be supplied 
to the processor. 
5. A load control method executed by a computer includ-
ing a processor capable of switching a performance level to 
one of a plurality of performance levels with different power 
consumption, the load control method comprising: 
detecting times when the performance level of the pro-
cessor was increased from a first level to a second level, 10 
the first level being lower than a threshold, the second 
level being equal to or greater than the threshold; 
calculating an average time period between the detected 
times; and 
changing, according to the calculated average time period, 15 
a determination interval for determining whether to 
switch the performance level of the processor. 
6. A non-transitory computer-readable recording medium 
storing a load control program causing a computer including 
a processor capable of switching a performance level to one 20 
of a plurality of performance levels with different power 
consumption to perform a process comprising: 
detecting times when the performance level of the pro-
cessor was increased from a first level to a second level, 
the first level being lower than a threshold, the second 25 
level being equal to or greater than the threshold; 
calculating an average time period between the detected 
times; and 
changing, according to the calculated average time period, 
a determination interval for determining whether to 30 
switch the performance level of the processor. 
* * * * * 
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